A nano-fabrication technique is presented which enables the fabrication of highly tunable devices on p-type, C-doped GaAs/AlGaAs heterostructures containing shallow two-dimensional hole systems. The high tunability of these structures is provided by the complementary electrostatic effects of intrinsic in-plane gates and evaporated metallic top-gates. Quantum point contacts fabricated with this technique were tested by electrical conductance spectroscopy.
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In spite of the above prospects, low-dimensional hole systems have received less attention due to technological difficulties in fabricating stable p-type structures. Nanodevices defined on shallow two-dimensional hole gases (2DHGs) in p-type GaAs by conventional split-gate techniques show significant gate instabilities. This is presumably due to the fact that metallic Schottky barriers on p-type GaAs are leaky and exhibit a highly hysteretic behavior, making them unsuitable for high-precision tuning of the devices. In previous works [6] [7] [8] local anodic oxidation lithography 9 carried out by a charged tip of an atomic force microscope (AFM) has been utilized as an alternative method for establishing stable nanoconstrictions tuned by intrinsic in-plane side-gates. 10 However, the tunability of the nanostructures patterned on p-GaAs turns out to be much more sensitive to specific oxide line parameters compared to those implemented in n-GaAs resulting in a lower yield of the functional devices. In this paper we demonstrate that combining the electrostatic effect of such in-plane gates with the one of an evaporated metallic top-gate considerably increases the tunability of the p-type structures while the stability of the top-gate can be optimized by the proper choice of a gate insulator oxide. We investigated several quantum point contacts (QPCs) [11] [12] [13] as test devices patterned by AFM lithography or, alternatively, by electron beam lithography (EBL) and wet chemical etching prior to top-gate deposition. All QPCs were characterized at temperatures between 5 K and 100 mK by four-terminal lock-in measurements of the linear conductance G at a frequency of 31Hz. Here we present representative data obtained on an EBL defined QPC. Previous studies [14] [15] [16] [17] [18] focused mostly on devices fabricated on (311) oriented deep 2DHGs in Si-doped GaAs, exhibiting an anisotropic in-plane Fermi surface. Here we present data on C-doped (100) samples containing a shallow 2DHG with an in-plane isotropic electronic structure. The QPCs were oriented along the high symmetry crystallographic directions parallel to the cleaved edges of the wafer. The host heterostructure consists of a 5 nm undoped GaAs cap layer, followed by a 15 nm thick, homogeneously doped layer of AlGaAs separated from the 2DHG by a 25 nm thick, undoped AlGaAs spacer layer.
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A 20 nm thick HfO 2 layer deposited as a gate insulator between the GaAs wafer and the metallic topgate was grown by atomic layer deposition (ALD) in a Picosun Sunale R-150B system. A linear growth rate of 0.08 nm per pulse cycle has been found at a reaction chamber temperature of 250 o C and at a tetrakis(ethylmethylamido)hafnium (TEMAH) source temperature of 90 o C. The structural quality of the resulting polycrystalline HfO 2 layer have been investigated by scanning electron microscopy (SEM) on freshly cleaved GaAs wafers as illustrated in Fig. 1(a) . The surface roughness determined by AFM is found to be 4 nm rms, independent of the layer thickness.
The 10 nm thick Ti sticking layer and the 90 nm thick Au layer of the metallic top-gates were deposited by electron beam evaporation in a Leybold Univex 500 chamber at a base pressure of 10 −7 mbar. The electronic properties of the oxide layer as well as the tunability of the host 2DHG by the top-gate were tested separately at T = 4.2 K on a 100 µm wide Hall-bar device defined by conventional optical lithography. The breakdown characteristics of the 20 nm thick oxide layer shows no trace of leakage currents in the -8 V < V tg < 8 V top-gate voltage regime and is reproducible as long as the high voltage leakage current is kept below 0.5 nA as shown in Fig. 1 tunability of the hole density P in the 2DHG is, however, limited to about 20-25% within the leakage free top-gate voltage regime [ Fig. 1(c) ] in contrast to the prediction of a plate capacitor model taking the thicknesses and the dielectric constants of the separating layers into account. This is presumably due to the screening effect of the low mobility charges residing in the doping layer and at the interface between the insulator and the semiconductor. The mobility edge arising from the background potential roughness of the 2DHG is close to the density of the ungated sample P ≈ 4 × 10 11 cm −2 . The structural and electronic properties of the etched lines separating the in-plane gates were individually characterized prior to top-gate deposition. Line widths of 140-170 nm and depths of 15-20 nm provided breakdown voltages on the in-plane gates in the range of a few 100 mV as illustrated in Fig. 2(b) for the EBL defined QPC shown in Fig. 2(a) . Figure 3(a) shows the absolute value of the leakage current across a separating line in the leakage free gate configuration regime defined as I leak < 0.1 nA when both the V tg top-gate and one of the in-plane gate voltages [shown for V G1 in Fig. 3(a) of the leakage free domain in V G1 with respect to the I leak (V G1 ) trace recorded in the absence of the top-gate [ Fig. 2(b) ] is explained by the screening effect of the topgate. The further broadening towards higher V tg reveals the variation of the hole density in the 2DHG, i.e., a decreasing electrochemical potential with respect to the in-plane barriers. The asymmetry in the position of the border lines [also visible in Fig. 2(b) ] reflects the asymmetry in the applied in-plane gate biases as one side of the separating lines was always kept at ground. The asymmetry in the curvature of the border lines is attributed to the nonlinearities in the tunneling probability across the barrier under asymmetric in-plane gate biases. Figure 3 (b) displays the conductance of the QPC shown in Fig. 2(a) as its electronic width is tuned by the G 1 and G 2 in-plane side gates at a fixed top-gate voltage value of V tg = 0.5 V. The linear combination V g = α 1 V G1 + α 2 V G2 tunes the confining potential in a symmetric fashion, where −α1/α2 is the slope of the lines of equal linear conductance on the V G1 -V G2 plane. Accordingly, the asymmetric gate voltage combination ∆V = α 2 V G1 − α 1 V G2 leads to a transverse electric field resulting in a lateral shift of the QPC axis while the Fermi energy is kept constant by the leads.
In a simple model of the QPC potential 13 V tg controls the position of the electrochemical potential with respect to the QPC barrier, while V g is expected to set the electronic width of the QPC confinement and thus, also the separation of the one-dimensional subbands. In this picture the onset of the finite conductance occurs as the electrochemical potential approaches the first QPC subband. An increased tunability of the QPCs is expected by having the individual control over both parameters.
The stability of the conductance traces upon different top-gate sweeps is illustrated in Fig. 4(a) . Sweeping V tg over the extended regime of Fig. 3 (a) at a fixed V g value results in a hysteretic behavior due to the charging of the defect sites in the doping as well as in the oxide layer.
On the other hand, a top-gate sweep performed in the limited voltage range displayed in the inset of Fig. 4 (a) yields to hysteresis-free, stable conductance traces. The tunability of the QPC by the in-plane gates at various V tg values is shown in Fig. 4(c) . It demonstrates that while the overall shape of the individual conductance curves is slightly affected, the range of tunability by means of V g can be optimized by the proper choice of the additional control parameter V tg . Moreover, our experience shows that QPCs which were not tunable prior to topgate deposition due to a large misalignment between the electrochemical potential and the first QPC subband become tunable by changing V tg . At more positive V tg the density in the leads is lower and the opening of the QPC requires more negative voltages on the in-plane gates corresponding to a broader lateral confinement. At the same time, the length of the observed quantized plateaus slightly increase in agreement with the saddle-point potential model. 13 Based on the temperature dependence shown in Fig. 4(b) along with further criteria for the associated zero bias anomaly discussed elsewhere 20 we attribute the resonant feature on the rise of the 2e 2 /h plateau to a transmission resonance arising from the interaction with an impurity state inside the QPC. The effect of this impurity resonance on the transmission becomes more pronounced towards narrower QPC confinements set by less positive V tg top-gate voltages.
In conclusion, we established a hybrid fabrication method for nanostructures implemented in shallow 2DHGs of GaAs heterostructures utilizing the complementary electrostatic effects of intrinsic in-plane gates and evaporated metallic top-gates. The electric properties of the in-plane barriers as well as of the HfO 2 top-gate insulator layer were characterized separately. The increased tunability of QPCs fabricated by this method was demonstrated by electrical conductance spectroscopy.
